$GTCH Research is examining the use of the GBT’s

$GTCH Research is examining the use of the GBT’s machine learning-driven accelerators to dramatically enhance design productivity and enabling design reuse in the design environment. Deep learning algorithms will aim to provide rapid design capabilities by analyzing and optimizing circuit designs and layouts. The system will take into consideration the process design rules, reliability constraints, DFM and thermal analysis aspects. GBT believes that its research will illustrate that this type of a machine learning-driven, unified, IC design environment will provide a quantum leap in efficiency and productivity for microchip’s designers, significantly reducing the overall IC’s design time.

“We are researching an IC solution that would target small start-up companies to large corporations in the semiconductor industry with varying design requirements. With GBT’s new approach, we aim to develop a machine learning-driven, one automated IC design flow, enabling Fast-Track Design-to-Silicon for IC design houses. The way we want to do this is by combining traditionally separate front-end and back-end chip design flows into one integrated environment that accelerates the overall design cycle and reducing the IC development costs. A typical microchip design process includes many steps which are classified as front-end and back-end tasks. Various steps are executed using separate EDA tools which require vast amount of integration and design environment adjustments. The new, machine learning-driven flow that we are researching aims to provide one-stop design environment advanced capabilities, with high levels of automation, with the goal of enabling the delivery of superior quality designs, with much faster completion time.

The usage of our deep learning and advanced computational geometry algorithms aims to produce a comprehensive design environment, enabling efficient digital/analog design and implementation, particularly with advanced manufacturing nodes. In addition, we are also researching incorporating other capabilities into the system which may include functional and physical verification, simulations, power optimization, characterization, or yield management. With this research we aim to standardize digital and analog IC’s design, simulation, verification and characterization. We firmly believe that a one, intelligent, automated IC design environment will introduce a significant productivity enhancement for IC design firms, reducing their overall projects design time and bringing them faster to market” stated Danny Rittman, the Company’s CTO.

What I post is my opinion. Do your own DD. Make your own investment decision. Links, images, & retweets are not endorsements.

1️⃣I do not provide personal investment advice and I am not a qualified licensed investment advisor. I am an amateur investor.
2️⃣All information found here, including any ideas, opinions, views, predictions, forecasts, commentaries, suggestions, or stock picks, expressed or implied herein, are for informational, entertainment or educational purposes only and should not be construed as personal investment advice. While the information provided is believed to be accurate, it may include errors or inaccuracies.
3️⃣I will not and cannot be held liable for any actions you take as a result of anything you read here.
4️⃣Conduct your own due diligence, or consult a licensed financial advisor or broker before making any and all investment decisions. Any investments, trades, speculations, or decisions made on the basis of any information found on this site, expressed or implied herein, are committed at your own risk, financial or otherwise.