(OTC PINK: GTCH) ("GBT" or the "Company"), started
Post# of 18241
(Total Views: 104)
Posted On: 02/03/2021 12:06:09 PM
(OTC PINK: GTCH) ("GBT" or the "Company"
, started a research project, internal name VeriSpeed, to develop new system and methods to enhance nanometer Integrated Circuits physical verification process.
A typical microchip design process involves few types of design's verifications and validation. A design verification is the end-phase process to ensure that the integrated circuit works as planned. This process typically consumes vast amount of the total time spent on the microchip design. As microchips become more complex and advanced they include many more transistors and functions, all of which must be carefully tested and verified. A typical IC's verification stages are functional design verification, which tests and validates the IC's functionalities, physical design and verification, which checks the IC layout geometrical and electrical rules, packaging, and manufacturing tests.
During the physical design process a computer program is processing the microchip database, which is a huge size data. Typical processing of an advanced nanometer IC data, preparing it for physical verification, is a major time-consuming process. During this process the IC's data is read and the program learns about the geometric shapes, which is called the mask layout. A set of mathematical algorithms then process this data to verify that all geometrical, electrical and DFM (Design For manufacturing) rules are met. The database engine is a key factor to the entire process performance.
VeriSpeed research project introduces a new approach to this essential element in this process, the IC's data reading. By applying intelligent algorithms, the program will read the huge data according to a specific algorithm flow substantially speeding the entire verification process of nanometer and other Integrated Circuit's layout Designs thus significantly impacting the global project's design time cycle and manufacturing efficiency. The project aims to accelerate the entire IC's verification process to enable reduction of total Integrated Circuit design time. This new database engine approach is targeted to work with GBT's multiplanar methods as presented in the recent granted patent.
"We are seeking to introduce an intelligent key factor within the IC physical design and validation process by addressing probably the most significant part of it, the database processing. An efficient database engine is a key factor for speed and high performance of the entire physical verification process including its three main aspects. The DRC, Design Rules Check - Geometrical Rules, LVS - Layout Versus Schematic, the electrical rules, and DFM - Design for Manufacturing rules." stated Danny Rittman the Company's CTO
, started a research project, internal name VeriSpeed, to develop new system and methods to enhance nanometer Integrated Circuits physical verification process. A typical microchip design process involves few types of design's verifications and validation. A design verification is the end-phase process to ensure that the integrated circuit works as planned. This process typically consumes vast amount of the total time spent on the microchip design. As microchips become more complex and advanced they include many more transistors and functions, all of which must be carefully tested and verified. A typical IC's verification stages are functional design verification, which tests and validates the IC's functionalities, physical design and verification, which checks the IC layout geometrical and electrical rules, packaging, and manufacturing tests.
During the physical design process a computer program is processing the microchip database, which is a huge size data. Typical processing of an advanced nanometer IC data, preparing it for physical verification, is a major time-consuming process. During this process the IC's data is read and the program learns about the geometric shapes, which is called the mask layout. A set of mathematical algorithms then process this data to verify that all geometrical, electrical and DFM (Design For manufacturing) rules are met. The database engine is a key factor to the entire process performance.
VeriSpeed research project introduces a new approach to this essential element in this process, the IC's data reading. By applying intelligent algorithms, the program will read the huge data according to a specific algorithm flow substantially speeding the entire verification process of nanometer and other Integrated Circuit's layout Designs thus significantly impacting the global project's design time cycle and manufacturing efficiency. The project aims to accelerate the entire IC's verification process to enable reduction of total Integrated Circuit design time. This new database engine approach is targeted to work with GBT's multiplanar methods as presented in the recent granted patent.
"We are seeking to introduce an intelligent key factor within the IC physical design and validation process by addressing probably the most significant part of it, the database processing. An efficient database engine is a key factor for speed and high performance of the entire physical verification process including its three main aspects. The DRC, Design Rules Check - Geometrical Rules, LVS - Layout Versus Schematic, the electrical rules, and DFM - Design for Manufacturing rules." stated Danny Rittman the Company's CTO
(0)
(0)Scroll down for more posts ▼