$GTCH .0408 up! ("GBT” or the “Company”), st
Post# of 24979
(Total Views: 84)
Posted On: 02/02/2021 12:16:11 PM
$GTCH .0408 up! ("GBT” or the “Company”), started a research project, internal name VeriSpeed, to develop new system and methods to enhance nanometer Integrated Circuits physical verification process.
A typical microchip design process involves few types of design’s verifications and validation. A design verification is the end-phase process to ensure that the integrated circuit works as planned. This process typically consumes vast amount of the total time spent on the microchip design. As microchips become more complex and advanced they include many more transistors and functions, all of which must be carefully tested and verified. A typical IC’s verification stages are functional design verification, which tests and validates the IC’s functionalities, physical design and verification, which checks the IC layout geometrical and electrical rules, packaging, and manufacturing tests.
During the physical design process a computer program is processing the microchip database, which is a huge size data. Typical processing of an advanced nanometer IC data, preparing it for physical verification, is a major time-consuming process. During this process the IC’s data is read and the program learns about the geometric shapes, which is called the mask layout. A set of mathematical algorithms then process this data to verify that all geometrical, electrical and DFM (Design For manufacturing) rules are met. The database engine is a key factor to the entire process performance.
A typical microchip design process involves few types of design’s verifications and validation. A design verification is the end-phase process to ensure that the integrated circuit works as planned. This process typically consumes vast amount of the total time spent on the microchip design. As microchips become more complex and advanced they include many more transistors and functions, all of which must be carefully tested and verified. A typical IC’s verification stages are functional design verification, which tests and validates the IC’s functionalities, physical design and verification, which checks the IC layout geometrical and electrical rules, packaging, and manufacturing tests.
During the physical design process a computer program is processing the microchip database, which is a huge size data. Typical processing of an advanced nanometer IC data, preparing it for physical verification, is a major time-consuming process. During this process the IC’s data is read and the program learns about the geometric shapes, which is called the mask layout. A set of mathematical algorithms then process this data to verify that all geometrical, electrical and DFM (Design For manufacturing) rules are met. The database engine is a key factor to the entire process performance.
(0)
(0)Scroll down for more posts ▼