$GTCH News! GBT Commenced Design Productivity Soft
Post# of 40256
(Total Views: 126)
Posted On: 12/11/2020 2:21:35 PM
$GTCH News! GBT Commenced Design Productivity Software Solutions Development
GBT Technologies Inc.
Part of its 3D Monolithic, Multi-Dimensional/Plane, Memory Structure - Integrated Circuits Allowance Commercialization
SAN DIEGO, Nov. 02, 2020 (GLOBE NEWSWIRE) -- GBT Technologies Inc. (OTC PINK: GTCH) ("GBT”, or the “Company”) announced that GBT together with Alpha EDA (“Alpha”), its joint venture partner, have developed IC design productivity enhancement algorithms and methods. This technology is aiming to accelerate microchips design process with a focus on advanced nodes of 7nm and below. The IC industry has been following Moore’s law for many decades which provides that “The number of transistors on a chip becomes double approximately every two years”.
As the demand for semiconductor products and features continues to grow, the industry demands advanced IC design technology in order to be able to provide affordable, smart chips, with low power consumption and high performance. Foundries (the factories that manufacturing the actual chips) are moving toward lower geometries (FinFET 7nm, 5nm and the upcoming 3nm) for fabricating next generation electronics. Designing microchips in lower geometries has become a major challenge. The geometrical/physical design rules of the tiny transistors are becoming a bottleneck when it comes to achieving reasonable chips design time. The physical limitations of the small node silicon device create steep challenges to handle and cause long and expensive IC design time. Another significant aspect is the time to market factor. Projects are taking much longer time due to complex design rules and process related constraints. This fact enforces Electronic Design Automation (“EDA”) vendors to constantly develop new solutions and approaches for the industry’s needs but they are not able to catch up with the advancements of the deep nanometer progress. As processes are moving into 7nm and below, the current physical design/verification tools do not provide sufficient performance.
Consequently, designs do not meet their tape-out schedules and furthermore, fail to meet functionalities and electrical rules. New approaches and methods are needed to address deep nanometer design requirements, in a reasonable time manner.
Alpha has developed new systems and methods to enhance the productivity of ICs design process. In addition, GBT’s existing technology is designed to enhance performance and shorten the scope of physical verification checks to quickly resolve complicated nanometer manufacturing design rules. Chips will become more power efficient, higher performance and more compact, which will have a significant impact on the silicon yield. We conservatively estimate that using Alpha developments with GBT's technologies may save between 40%-50% of an IC design cycle, eliminating design rules automatically and during early stages. These interactive technologies identify design violations during the construction of IC layout and eliminate them in real-time. In addition, Alpha's productivity solutions address electrical rules violations in order to maintain chip's power efficiency, high reliability, and high performance operation.
"Increasing complexity and integration, shrinking geometries and consequent physical effects have been some of the ongoing challenges of the deep nanometer era. Economy condition enforces IC design houses to move to more cost-effective design processes in order to stay in business. Reducing the size of ICs lowers power use, raises performance and reduces the cost, all important benefits at a time when companies want ever smaller devices that do more and cost less. With Alpha EDA, LLC we developed a set of algorithms and solutions that we believe will address advanced nodes" stated Danny Rittman, GBT CTO. "The ever demand of IoT technology, mobile, autonomous machines, artificial intelligence, and cyber security is growing exponentially, which acts as a driving force for scaling down transistors below the existing 7nm node for higher performance, low power and low cost. However, there are several major challenges of scaling down a transistor size, which hold IC design houses back from designing and producing better ICs, faster. These challenges are the intensive design rule compliance work and its major design time consuming. Design houses spend months and hundreds of millions of dollars to verify and tweak their designs in order to comply with the process’s complex geometrical and electrical rules. Introducing advanced design rules automatic correction technology, within a wide range of arenas, will significantly shorten IC design time and therefore enable faster design and manufacturing of microchip, with higher performance and reliability. We are interested in commercializing this technology into a set of software tool's suite that will include our AI algorithms and methods. This technology will include our recent 3D IC patent implementation in order to enable the design and manufacturing of larger chips. We believe that our technology will be a game changer when it comes to an IC design productivity enhancement and will enable the design of larger and smarter chips, with higher reliability and performance" continued Dr. Rittman.
GBT Technologies Inc.
Part of its 3D Monolithic, Multi-Dimensional/Plane, Memory Structure - Integrated Circuits Allowance Commercialization
SAN DIEGO, Nov. 02, 2020 (GLOBE NEWSWIRE) -- GBT Technologies Inc. (OTC PINK: GTCH) ("GBT”, or the “Company”) announced that GBT together with Alpha EDA (“Alpha”), its joint venture partner, have developed IC design productivity enhancement algorithms and methods. This technology is aiming to accelerate microchips design process with a focus on advanced nodes of 7nm and below. The IC industry has been following Moore’s law for many decades which provides that “The number of transistors on a chip becomes double approximately every two years”.
As the demand for semiconductor products and features continues to grow, the industry demands advanced IC design technology in order to be able to provide affordable, smart chips, with low power consumption and high performance. Foundries (the factories that manufacturing the actual chips) are moving toward lower geometries (FinFET 7nm, 5nm and the upcoming 3nm) for fabricating next generation electronics. Designing microchips in lower geometries has become a major challenge. The geometrical/physical design rules of the tiny transistors are becoming a bottleneck when it comes to achieving reasonable chips design time. The physical limitations of the small node silicon device create steep challenges to handle and cause long and expensive IC design time. Another significant aspect is the time to market factor. Projects are taking much longer time due to complex design rules and process related constraints. This fact enforces Electronic Design Automation (“EDA”) vendors to constantly develop new solutions and approaches for the industry’s needs but they are not able to catch up with the advancements of the deep nanometer progress. As processes are moving into 7nm and below, the current physical design/verification tools do not provide sufficient performance.
Consequently, designs do not meet their tape-out schedules and furthermore, fail to meet functionalities and electrical rules. New approaches and methods are needed to address deep nanometer design requirements, in a reasonable time manner.
Alpha has developed new systems and methods to enhance the productivity of ICs design process. In addition, GBT’s existing technology is designed to enhance performance and shorten the scope of physical verification checks to quickly resolve complicated nanometer manufacturing design rules. Chips will become more power efficient, higher performance and more compact, which will have a significant impact on the silicon yield. We conservatively estimate that using Alpha developments with GBT's technologies may save between 40%-50% of an IC design cycle, eliminating design rules automatically and during early stages. These interactive technologies identify design violations during the construction of IC layout and eliminate them in real-time. In addition, Alpha's productivity solutions address electrical rules violations in order to maintain chip's power efficiency, high reliability, and high performance operation.
"Increasing complexity and integration, shrinking geometries and consequent physical effects have been some of the ongoing challenges of the deep nanometer era. Economy condition enforces IC design houses to move to more cost-effective design processes in order to stay in business. Reducing the size of ICs lowers power use, raises performance and reduces the cost, all important benefits at a time when companies want ever smaller devices that do more and cost less. With Alpha EDA, LLC we developed a set of algorithms and solutions that we believe will address advanced nodes" stated Danny Rittman, GBT CTO. "The ever demand of IoT technology, mobile, autonomous machines, artificial intelligence, and cyber security is growing exponentially, which acts as a driving force for scaling down transistors below the existing 7nm node for higher performance, low power and low cost. However, there are several major challenges of scaling down a transistor size, which hold IC design houses back from designing and producing better ICs, faster. These challenges are the intensive design rule compliance work and its major design time consuming. Design houses spend months and hundreds of millions of dollars to verify and tweak their designs in order to comply with the process’s complex geometrical and electrical rules. Introducing advanced design rules automatic correction technology, within a wide range of arenas, will significantly shorten IC design time and therefore enable faster design and manufacturing of microchip, with higher performance and reliability. We are interested in commercializing this technology into a set of software tool's suite that will include our AI algorithms and methods. This technology will include our recent 3D IC patent implementation in order to enable the design and manufacturing of larger chips. We believe that our technology will be a game changer when it comes to an IC design productivity enhancement and will enable the design of larger and smarter chips, with higher reliability and performance" continued Dr. Rittman.
(0)
(0)
What I post is my opinion. Do your own DD. Make your own investment decision. Links, images, & retweets are not endorsements.
1️⃣I do not provide personal investment advice and I am not a qualified licensed investment advisor. I am an amateur investor.
2️⃣All information found here, including any ideas, opinions, views, predictions, forecasts, commentaries, suggestions, or stock picks, expressed or implied herein, are for informational, entertainment or educational purposes only and should not be construed as personal investment advice. While the information provided is believed to be accurate, it may include errors or inaccuracies.
3️⃣I will not and cannot be held liable for any actions you take as a result of anything you read here.
4️⃣Conduct your own due diligence, or consult a licensed financial advisor or broker before making any and all investment decisions. Any investments, trades, speculations, or decisions made on the basis of any information found on this site, expressed or implied herein, are committed at your own risk, financial or otherwise.
1️⃣I do not provide personal investment advice and I am not a qualified licensed investment advisor. I am an amateur investor.
2️⃣All information found here, including any ideas, opinions, views, predictions, forecasts, commentaries, suggestions, or stock picks, expressed or implied herein, are for informational, entertainment or educational purposes only and should not be construed as personal investment advice. While the information provided is believed to be accurate, it may include errors or inaccuracies.
3️⃣I will not and cannot be held liable for any actions you take as a result of anything you read here.
4️⃣Conduct your own due diligence, or consult a licensed financial advisor or broker before making any and all investment decisions. Any investments, trades, speculations, or decisions made on the basis of any information found on this site, expressed or implied herein, are committed at your own risk, financial or otherwise.
Scroll down for more posts ▼