$GTCH Alpha has developed new systems and methods
Post# of 24890
(Total Views: 128)
Posted On: 11/04/2020 11:16:47 AM
$GTCH Alpha has developed new systems and methods to enhance the productivity of ICs design process. In addition, GBT’s existing technology is designed to enhance performance and shorten the scope of physical verification checks to quickly resolve complicated nanometer manufacturing design rules. Chips will become more power efficient, higher performance and more compact, which will have a significant impact on the silicon yield. We conservatively estimate that using Alpha developments with GBT's technologies may save between 40%-50% of an IC design cycle, eliminating design rules automatically and during early stages. These interactive technologies identify design violations during the construction of IC layout and eliminate them in real-time. In addition, Alpha's productivity solutions address electrical rules violations in order to maintain chip's power efficiency, high reliability, and high performance operation.
"Increasing complexity and integration, shrinking geometries and consequent physical effects have been some of the ongoing challenges of the deep nanometer era. Economy condition enforces IC design houses to move to more cost-effective design processes in order to stay in business. Reducing the size of ICs lowers power use, raises performance and reduces the cost, all important benefits at a time when companies want ever smaller devices that do more and cost less. With Alpha EDA, LLC we developed a set of algorithms and solutions that we believe will address advanced nodes" stated Danny Rittman, GBT CTO. "The ever demand of IoT technology, mobile, autonomous machines, artificial intelligence, and cyber security is growing exponentially, which acts as a driving force for scaling down transistors below the existing 7nm node for higher performance, low power and low cost. However, there are several major challenges of scaling down a transistor size, which hold IC design houses back from designing and producing better ICs, faster. These challenges are the intensive design rule compliance work and its major design time consuming. Design houses spend months and hundreds of millions of dollars to verify and tweak their designs in order to comply with the process’s complex geometrical and electrical rules. Introducing advanced design rules automatic correction technology, within a wide range of arenas, will significantly shorten IC design time and therefore enable faster design and manufacturing of microchip, with higher performance and reliability. We are interested in commercializing this technology into a set of software tool's suite that will include our AI algorithms and methods. This technology will include our recent 3D IC patent implementation in order to enable the design and manufacturing of larger chips. We believe that our technology will be a game changer when it comes to an IC design productivity enhancement and will enable the design of larger and smarter chips, with higher reliability and performance" continued Dr. Rittman.
$GTCH
"Increasing complexity and integration, shrinking geometries and consequent physical effects have been some of the ongoing challenges of the deep nanometer era. Economy condition enforces IC design houses to move to more cost-effective design processes in order to stay in business. Reducing the size of ICs lowers power use, raises performance and reduces the cost, all important benefits at a time when companies want ever smaller devices that do more and cost less. With Alpha EDA, LLC we developed a set of algorithms and solutions that we believe will address advanced nodes" stated Danny Rittman, GBT CTO. "The ever demand of IoT technology, mobile, autonomous machines, artificial intelligence, and cyber security is growing exponentially, which acts as a driving force for scaling down transistors below the existing 7nm node for higher performance, low power and low cost. However, there are several major challenges of scaling down a transistor size, which hold IC design houses back from designing and producing better ICs, faster. These challenges are the intensive design rule compliance work and its major design time consuming. Design houses spend months and hundreds of millions of dollars to verify and tweak their designs in order to comply with the process’s complex geometrical and electrical rules. Introducing advanced design rules automatic correction technology, within a wide range of arenas, will significantly shorten IC design time and therefore enable faster design and manufacturing of microchip, with higher performance and reliability. We are interested in commercializing this technology into a set of software tool's suite that will include our AI algorithms and methods. This technology will include our recent 3D IC patent implementation in order to enable the design and manufacturing of larger chips. We believe that our technology will be a game changer when it comes to an IC design productivity enhancement and will enable the design of larger and smarter chips, with higher reliability and performance" continued Dr. Rittman.
$GTCH
(0)
(0)